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I. BACKGROUND
F UTURE ultralarge telescopes are currently envisioned by the National Aeronautics and Space Administration (NASA) and other academic institutions [1] . The primary optics for these systems could be as large as 30 m in diameter. The development of extremely large telescopes is scientifically driven by the need to achieve high-contrast imaging and spectroscopic capabilities to enable the detection and characterization of extra-solar planetary systems and their precursor disk material. By significantly improving image quality over the state-of-the-art, it is hoped that these future telescopes will be capable of detecting faint objects in close proximity to bright sources. Ultimately, in order to achieve the necessary high-contrast imaging of extra-solar planetary systems, the development of advanced deformable mirror technologies for higher-order wavefront correction is essential. These deformable mirrors will be large, approximately 30 cm in diameter, with an array of individual actuators, required for correcting the wavefront errors (see Fig. 1 ). Thus, an optical quality, scalable, large deformable mirror with a low influence function (negligible inter-actuator coupling) is required for higher-order wavefront error correction over large areas.
Conventional deformable mirrors have smooth, continuous surfaces with low influence functions [2] . The conventional mirrors, however, are manually fabricated and assembled, and are therefore not scalable. Micromachined continuous-membrane deformable mirrors have been reported previously [3] , [4] . These approaches are scalable, however, they suffer from having high influence functions. A surface-micromachined continuous-membrane deformable mirror [5] has also been demonstrated previously. The constraints imposed by the surface micromachining process result in design limitations and marginal mirror surface quality, compromising the ultimate applicability of this approach. Our proposed approach overcomes the above limitations and is aimed at the fabrication and assembly of optical quality, large area deformable mirrors [6] as illustrated in Fig. 2 . A continuous mirror membrane, with a diameter of several tens of centimeters, constitutes the single "large" deformable mirror surface, which is mounted over an array of microactuators. The actuators themselves [see Fig. 2(b) ] form a deformable membrane and are attached to an immobile base substrate. There are several possible schemes for driving the deformable membrane actuator array, including electrostatic actuation using electrodes on the substrate surface, piezoelectric actuation via thin-film piezoelectric material deposited on top of the actuator membrane, and electromagnetic actuation using micromachined coils patterned on top of the actuator membrane. The specific actuator design to be selected (taking into account the mechanism, size, and force of the actuator) depends ultimately on the requirements set by the optical system. For a reliable operation of the large-membrane/actuator-array combination, the large mirror membrane needs to be fabricated on an array of actuators previously mounted to a substrate. This requires that the entire mirror membrane with diameters of as large as several tens of centimeters be manufactured and transferred as a single entity onto the actuator membrane. Previously developed deformable mirror fabrication technologies [2] - [5] are not capable of meeting this stringent requirement. Therefore, the development of a new wafer-scale technique for the transfer of mirror membranes is needed.
Several wafer-scale transfer techniques have been developed to transfer devices or thin films over other substrates [7] - [10] . Some of these techniques are capable of transferring thin-film microstructures, however such transfer processes have been successful only for small device geometries. Wafer-scale transfer techniques utilizing adhesives and/or molding materials have also been developed, [11] - [14] . However, the use of intermediate sacrificial polymers is not suited for the wafer-scale transfer of large format continuous mirror membranes, because complete, residue-free removal of the sacrificial polymeric materials is required. Polymer-etching processes often leave residues on the transferred membrane, and would therefore degrade the high surface quality required for the mirror membranes. The development of an "intermediate-sacrificial-layer-free", large-scale, membrane transfer technique is essential for the realization of large deformable mirrors for future large telescope applications.
In this paper, our novel approach to wafer-scale transfer is described, along with some of the results of the performance characterization. We have successfully demonstrated the membrane transfer process using 10 cm diameter silicon wafers. Scaling the transfer process to much larger diameters is easily achieved and is essentially a matter of selecting larger silicon wafers. Our focus in this paper is primarily to demonstrate the proof-ofprinciple for a new wafer-scale membrane transfer fabrication technique capable of meeting the demanding requirements for surface quality and scalability for future large area deformable mirror applications.
II. WAFER-SCALE MEMBRANE TRANSFER PROCESS
In this section, the wafer-scale membrane transfer process as applied to the fabrication of corrugated actuator membranes and flat mirror membranes is presented. Section II-A describes the wafer-scale transfer process and the subsequent fabrication required for polysilicon-based actuator membranes with concentric-ring-type corrugations. The deflection performance of the corrugated membrane actuators under electrostatic actuation has been demonstrated, showing the feasibility of the membrane transfer process as a reliable method of fabricating microstructures with complicated geometries. Section II-B describes the wafer-scale transfer process of single-crystal silicon mirror membranes and the results of surface figure characterization for these membranes. Although, in this paper, silicon-on-insulator (SOI) wafers are used for the membrane fabrication, this process can be adopted to transfer the membranes constructed from other materials such as silicon nitride, silicon carbide, and nano-laminate [15] .
A. Wafer-Scale Transfer of Corrugated Polysilicon Actuator Membranes
A 1--thick polysilicon membrane, 10 cm in diameter, was successfully transferred onto a substrate wafer. This membrane contains several concentric-ring-type corrugations, designed both for accommodating the intrinsic stress in the as-deposited polysilicon film and also for the low "influence function" requirement.
The polysilicon actuator membrane is fabricated using two silicon wafers. A corrugated polysilicon membrane is fabricated on a SOI "carrier" wafer. The actuator membrane is subsequently transferred to a substrate wafer. Fig. 3 shows the process sequence for the generic (applicable to both actuator and mirror membranes) wafer-scale membrane transfer process with the additional steps required for the fabrication of the corrugated actuator membrane. A 0.5--thick thermal oxide is grown on the substrate silicon wafer [see Fig. 3(a) ]. Subsequently, chromium/platinum/gold (Cr/Pt/Au) metal layers are deposited by a thermal evaporation on the substrate wafer. These metal layers are patterned using a lift-off process to form electrode and bonding pad arrays [see Fig. 3(b) ]. A 1--thick indium (In) layer is then deposited by a thermal evaporation, after patterning photoresist to expose Au bonding pads. Since
In adheres only to the Au layer and not the thermal oxide, the Au pad "localizes" the In deposit for subsequent thermo-compression bonding. Indium (In) oxidizes instantly upon exposure to air, hindering bond formation. Thus, a preventive measure of in situ deposition of a 100-angstrom-thick Au layer, "capping" the indium surface, is performed. These deposited In/Au layers for bonding are subsequently defined using a lift-off process [see Fig. 3(c) ].
The SOI carrier wafer, with a 5--thick top silicon layer, is prepared as illustrated in Fig. 3(d) . The top silicon layer is then patterned and etched using a deep-reactive ion etcher (DRIE) to define a 5--thick corrugation profile [see Fig. 3(e) ]. Subsequently a thermal oxidation step results in the growth of a 0.5--thick oxide layer on the corrugation profile. A 1--thick polysilicon film is then deposited over the thermal oxide layer, which is followed by a Cr/Pt/Au metal layer deposition and patterning. Subsequently, the In/Au bonding metallization is formed by the deposition and patterning using a lift off process [see Fig. 3(f) ].
The carrier wafer containing the corrugated polysilicon actuator membrane is subsequently bonded to the substrate wafer.
An Electronic Visions aligner and thermocompression bonder are used to align and bond the two wafers. The bonder chamber is pumped down to 1 torr prior to the bonding operation. A piston pressure of 4 kPa is applied at 156 in the vacuum chamber to provide the necessary thermo-compression bonding force. The 100-angstrom-thick Au layers dissolves completely to the indium layers during the bonding process. The bonding temperature of 156 corresponds to the melting point of indium, so the opposing indium posts on both wafers are completely fused together. This thermo-compression bonding process is an important step prior to the final membrane release step by backside etching of the carrier SOI wafer [see Fig. 3(g) ].
The backside etching is conducted in a 25 wt% solution of Tetramethylammonium hydroxide (TMAH) at 80 until the buried oxide is exposed. A specially designed Teflon fixture is used to protect both the backside of the bonded substrate wafer as well as the bonded interface [see Fig. 3(h) ]. The exposed oxide is first cleaned by oxygen plasma ashing and then removed by using dilute hydrofluoric acid (49% HF) droplets. The etching time is critically controlled since only the 0.5--thick buried SOI oxide needs to be removed; the oxide on the corrugated polysilicon layer, deposited in Fig. 3, step (f) , has to remain intact [see Fig. 3(i) ]. The SOI top silicon layer embedded within the corrugation is then etched away using a sulphur hexafluoride plasma. The HF droplet etching process for removing the remaining thermal oxide follows the silicon removal step. Finally, the exposed membrane surface is cleaned using plasma ashing to remove any organic residues remaining on the membrane surface [see Fig. 3(j) ]. An plasma etch could be incorporated if necessary, with a shadow mask, to selectively etch the polysilicon membrane in order to release specific membrane structures (not shown in this diagram). Fig. 4 contains cross-sectional view for scanning electron microscopy (SEM) micrographs of a 1--thick polysilicon membrane, which has been successfully transferred onto a substrate wafer. The gap between the membrane and the substrate is very uniform ( across a wafer diameter of 10 cm, achieved by optimizing the bonding control). Fig. 5(a) contains an SEM micrograph of a transfer-fabricated corrugated polysilicon membrane, electrostatic actuator array. Electrostatic actuation of the transfer-fabricated corrugated polysilicon mem- brane has been successfully demonstrated. For an electrode gap (i.e., the gap between the membrane and substrate electrodes) of 1.5 , a vertical deflection of approximately 0.4 is obtained at 55 V as shown in Fig. 5(b) .
B. Single-Crystal Silicon Mirror Membrane Fabrication and Characterization
As in the previous case, SOI carrier wafers are used for the fabrication of the wafer-scale single-crystal silicon mirror membrane. The mirror membrane transfer process involves the transfer of the single-crystal silicon layer from the SOI wafer following the metallization, bonding and etching processes as shown in Fig. 6 . Additional processing steps such as the patterning of corrugations and the deposition of polysilicon membrane are not required in this case. The thickness of the transferred membrane is determined by the thickness of the SOI top silicon layer.
A wafer-scale, 10--thick single-crystal silicon mirror membrane is transferred onto a bare substrate wafer. The substrate silicon wafer is prepared [see Fig. 6(a) ]. Cr/Pt/Au metal layers are deposited and patterned to form bonding pad arrays. A 1--thick In layer and a 100-angstrom thick Au layer are subsequently deposited and patterned using a lift-off process [see Fig. 6(b) ]. The SOI carrier wafer, with a 10--thick top silicon layer, is prepared [see Fig. 6(c) ]. Cr/Pt/Au metal layers are deposited and patterned. Subsequently, the In/Au metal layers are deposited and patterned [see Fig. 6(d) ]. The SOI carrier wafer is subsequently bonded to the substrate wafer [see Fig. 6(e) ]. The backside etching is conducted until the buried oxide is exposed [see Fig. 6(f) ]. The exposed oxide is removed by using 49% HF droplets [see Fig. 6(g) ]. An plasma etch is incorporated, if necessary, to selectively etch the transferred membrane in order to release membrane structures [see Fig. 6(h) ]. Fig. 7 contains photographs of a transferred, 10 cm in diameter, single crystal silicon mirror membrane. Fig. 8 contains the results of interferometric surface figure measurements. Fig. 8(a) shows the three dimensional surface figure for a portion of the transferred 10 thick single crystal silicon membrane taken immediately after the wafer bonding step [e.g., Fig. 6, step (g) ]. As bonded, the mirror membrane hermetically seals the space above the substrate wafer and thus exhibits atmospheric pressure-induced deflection. The transferred membrane is subsequently patterned and etched in order to "flatten" the membrane by eliminating the encapsulated vacuum resulting from the hermetic sealing. The high-order surface figure of these flat membranes was characterized using a white light interferometer (WYKO RST Plus interferometer).
The measured average peak-to-valley surface figure error for the mirror membrane (area 1 ) is approximately 9 nm as shown in Fig. 8(b) . The observed surface error can be attributed to the stress mismatch between the membrane and the underlying indium bonding posts. These measurements are made on a mirror membrane bonded to a bare substrate wafer. Bonding to an actuator array in order to yield the final device configuration will be part of the future development. The surface profile of the transferred single crystal silicon membrane is measured and compared with that for a typical silicon wafer. Fig. 9 shows the power spectral density (PSD) for the two silicon surfaces. The PSD plot obtained from the transferred membrane [see Fig. 9(a) ] is almost identical to that from a typical silicon wafer [see Fig. 9(b) ], and shows excellent surface quality. Thus, this work has clearly demonstrated that it is possible to successfully transfer a large area, optical quality mirror membrane. The transferred mirror membrane is essentially a replica of the carrier wafer in terms of surface quality. Conventional optical-quality deformable mirrors are typically specified to have a root-mean-square (rms) surface figure of , over 1 square inch area, at , after performing an active compensation using underlying lead magnesium niobate (PMN) actuators [2] . The locally measured high-order surface figure error of 9 nm from the transferred, wafer-scale, silicon mirror membrane far exceeds the surface quality of state-of-the-art deformable mirrors.
III. CONCLUSION
A new wafer-scale silicon membrane transfer technique has been successfully demonstrated. A 1--thick polysilicon membrane, 10 cm in diameter, has been successfully fabricated and transferred to produce an array of electrostatic actuators with a pitch of 200
. A 10--thick single crystal silicon mirror membrane has also been transferred onto a bare substrate (without the actuator membrane layer) and its surface figure has been determined. The high-order peak-to-valley surface figure error for the transferred mirror membrane is 9 nm across an area of 1 . The wafer-scale transfer technique demonstrated in this paper does not involve the use of sacrificial adhesives or polymers (i.e., wax, epoxy, or photoresist), thereby ensuring high surface quality for the transferred mirror membrane. The surface figure of the entire membrane transferred on actuator arrays will be characterized in the future.
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